I. INTRODUCTION
FinFETs are the leading candidates for sub 32nm technology node owing to their increased immunity to short channel effects and better scalability [1] . Most of the fabricated FinFETs are on SOI substrates. But fabrication of FinFETs using the bulk CMOS substrates instead of SOI technology is also of interest since it reduces the process costs [2] . But bulk FinFETs have the disadvantage of sub channel leakage for very short channel lengths. Reported work on Bulk FinFETs, use highly doped channel for preventing the leakage. Body doping just beneath the fin is also considered a possible way to prevent this leakage [3] . In this work, we evaluate the effect of different body doping profiles in un-doped channel bulk FinFETs, for controlling the sub channel leakage and propose the optimization of the same. We also bring out the other advantages of body doping such as an increased immunity to body effect from the circuit performance point of view. We also show that device parasitics play a crucial role in the optimization of nano scale bulk FinFETs.
II. SIMULATION DETAILS
The structures used for bulk FinFET simulations are shown in Fig 1(a) and (b). 3D simulations have been carried out using well calibrated TCAD parameters for the bulk FinFETs. Drift-Diffusion carrier transport models are used [4] with mobility models accounting for doping dependent and field dependent degradations. The default parameters of the simulators are not suitable for FinFETs especially because of their vertical nature of the fins. This is because, the current flow is dominated by (110) plane where the electron mobility is lower compared to the (100) plane. We calibrated the parameters such as mobility and contact resistivity by benchmarking our TCAD simulations with a set of experimental data of FinFET devices [5] . To cross check the validity of our TCAD tuning exercise we performed the circuit simulation of a 41 stage ring oscillator [6] using the Look Up Table (LUT) approach [7] . The LUT data was generated from the TCAD tool using the calibrated tuned set of parameters. The stage delay of the fabricated FinFET ring oscillator and that of the simulated one was found to be exactly matching which validates our TCAD tuning exercise.
Table1. 3D simulations have been performed over a range of proposed technology nodes, both for SOI FinFETs and bulk FinFETs as shown in Table 1 . FinFET dimensions are optimally selected (see Table 1 ) such that the I off at each technology node considered in this study meets the ITRS requirements. In this work we compare three different possible body doping approaches such as profile (a), (b) and (c) as shown in Fig. 3 . From Fig. 4 it is clear that profile (a) is the worst among all profiles. This is because high doping of 1x 10 18 cm -3 present in the channel causes degradation in I on due to mobility degradation. Also this heavy channel doping along with the heavy S/D doping causes a significant increase in the band to band tunneling (BTBT) current. In profile (b) and (c) we apply the heavy body doping, only to the lower portion of the fin (i.e. outside the channel) & deep into the Si body unlike the previous work [1] . From  Fig.4 it is clear that profile (c) gives the best I off . This approach shows that bulk FinFETs with lightly doped/undoped fins can be realized even down to the 22nm node, with a deeper body doping profile. Another striking advantage of the new body doping profile over the reported doping profiles is that it will minimize the sub channel gate leakage which could be a serious issue for bulk FinFETs. Fig. 6 shows the variation of short channel performance as a function of the value of the body doping used. When we increase the body doping initially we get improvement in DIBL and SS. But when the doping level exceeds 1x10 19 /cm 3 , the leakage current increases (see Fig. 5 ) owing to increased band-to-bandtunneling (BTBT) currents. Hence we propose that there is an optimum body doping which is around 1x10 18 /cm 3 .The study has been performed over a wide range of technology nodes varying from 65nm node down to the 22nm node. From Fig. 7 it is clear that the body doping approach is quite beneficial for scaled technology nodes where the difference in I off between the SOI and the unoptimized bulk FinFETs becomes significant. The approach presented in this work helps regain the performance advantage with bulk Finfet technologies.
Fabricated bulk FinFETs have a large value of isolation oxide thickness (T ins ) to minimize the parasitic leakage under the isolation region. But this causes a large portion of the physical fin height not to be available for effective device width which is not desirable. To study the impact of T ins on the leakage performance, we performed simulations with T ins varying from a lower extreme of 2nm to an upper value of 150nm. With no body doping applied, the lower extreme of T ins resulted in a higher leakage owing to the inversion of Si region in the planar region of the devices (see Fig.  8 ). The leakage also increases heavily for higher values of T ins owing to the fringing fields both from the gate and drain regions into the lower fin region under the gate region. We repeated the simulations with the optimized value of the body doping reported in this work and found that the variation in I off with respect to the T ins is minimal unlike the undoped body case. This means that with body doping approach we can actually use a relatively shorter value for T ins . Hence with the new body doping profile, we can use a larger fraction of the actual physical height of the fin structure, for increasing the effective device width (W eff ) minimizing the layout area. .
To confirm the increased fringing fields for larger T ins values, we have extracted the fringing capacitance from the bottom of the gate electrode to the lower portion of the fin region. Fig. 9 shows the different parasitic capacitances in bulk FinFETs such as the outer fringing capacitance (C of ), the inner fringing capacitance (C if ) and the parallel plate capacitance (C pp ). C of is due to the field lines terminating in the S/D and bulk Si regions from the vertical sidewalls of the gate electrode region, C if is due to the field lines terminating in the lower fin region from the bottom face of the gate electrode and C pp is due to the field lines terminating on the planar part of the Si region. Fig 10 shows the variation of these capacitances as a function of T ins values. As can be seen from Fig. 10 , when T ins is very small C pp will be the dominating parasitic capacitance among all other components. However, as T ins increases the sum of C of and C pp decreases logarithmically where as C if will increase linearly. This is due to the fact that, for larger T ins values more field lines will divert into the lower portion of the fin compared to the case with smaller T ins values. This larger fringing field is not beneficial for bulk FinFETs. From Fig. 10 it is clear that the body doping also helps to decrease the C if value at larger T ins values. Fig. 11 shows another advantage of the body doping approach from the perspective of body effect sensitivity. With the body doping, it shows that the already weak body effect in bulk FinFETs is further suppressed, which is useful for circuit applications. Although the amount of V t variation with respect to V sub is smaller as compared to the planar devices, it assumes significance since the absolute value of the V t at the 22nm technology node will be roughly 200mV. We have also studied the effect of fin pitch on the device parasitics in bulk FinFETs. Our simulations show that passivation oxide has a profound impact on the device parasitics. This is because of the 3D nature of the device. Therefore, in the presence of the passivation dielectric, there exists a significant component of parallel plate capacitance between the gate electrode and S/D electrodes. To understand the effect only due to passivation oxide, we performed AC simulations to extract the total capacitance at the gate terminal C gg . With no passivation dielectric present, C gg showed the expected behavior with fin pitch as it saturates after some value of the fin pitch. However, with the passivation dielectric present, it showed a linear increase with the pitch, owing to the parallel plate nature of the capacitance. To estimate the impact of this on the circuit performance we performed mixed mode inverter simulations with unity fan out. We find that the effect of fin pitch on the inverter delay is very significant as the parasitic capacitance (hence the delay) increases linearly with fin pitch (see Fig. 12 ), owing to the proximity of S/D & gate electrodes in nano-scale bulk FinFETs.
IV. CONCLUSIONS
With careful body doping optimization of bulk FinFETs, we show that these devices can be scaled down to the 22 nm technology nodes. Higher value of body doping does not always give better I on /I off ratio due to the BTBT currents. Hence body doping needs to be carefully optimized for bulk FinFETs to maximize the I on /I off ratio. The 3D nature of bulk FinFETs gives rise to additional device parasitics, which need to be minimized by scaling down the fin pitch.
